본문 바로가기
Power Electronics

Type 2 Compensator VS Type 3 Compensator

by givenhow 2024. 9. 30.

Phase margin, Step response

Step Load Response를 개선하기 위해 f_z2의 위치를 설정한다. f_z2 의 위치는 trade-off가 존재한다.

(Low frequency: Phase margin VS High Frequency: Fast step response)

따라서, 설계자가 필요에 따라 적절한 값을 선택한다. 

다음의 그림은 다양한 f_z2 위치에 따른 response의 변화를 보여준다.

Phase margin, Step response

 

f_z2의 상대적 위치에 따른 Time-domain에서의 Synchronous Buck Converter의 성능
을 비교한 plot이다.

Overshoot

Max Overshoot, Percent Over Shoot, Settling time

 

Refernce

[fundamentals-of-power-electronics-2nd], erickson

[Fundamentals of PWM DC to DC Power conversion], Byungcho Choi

Lee, S. W. (2014). Demystifying Type II and Type III compensators using Op-Amp and OTA for DC/DC converters (Application Report SLVA662). Texas Instruments. Retrieved from http://www.ti.com/lit/pdf/slva662

Renesas Electronics Corporation. (2003, December). Designing stable compensation networks for single phase voltage mode buck regulators (Technical Brief TB417). https://www.renesas.com/us/en/document/oth/tb417-designing-stable-compensation-networks-single-phase-voltage-mode-buck-regulators

'Power Electronics' 카테고리의 다른 글

Sync. Buck Converter  (0) 2024.09.30
Analog PWM  (3) 2024.09.30
Mean Value RMS Value  (0) 2024.09.21
Phase Locked Loop(PLL)  (2) 2024.09.21
Snubber Circuit  (0) 2024.07.31